

Fig.1 (Prior Art)




Fig.2 (Prior Art)




Fig. 3A




Fig. 3B




Fig. 4




Fig. 5

SELECT LOGIC									
INPUTS					OUTPUTS (LATCHES)				
TAG BUS (HEX)	DATA BUS	LOW VCC (LVCC)	LOCK OUT (LOUT)	DEV SEL (DSEL)	SLEEP (SLP)	MATCH	LOCK OUT (LOUT)	DEV SEL (DSEL)	ADD ID LATCH
01H	D0=1	1	X	X	X	X	RESET	RESET	RESET
0FH	D0=1	1	X	1	X	X	RESET	RESET	RESET
X	X	0	X	X	X	X	RESET	RESET	RESET
08H	DEV ADD	1	0	X	X	X	SET	PREV	LOAD
01H	D1=1	1	1	X	X	X	PREV	PREV	SET
0FH	D1=1	1	1	1	X	X	PREV	PREV	SET
01H	D3=1	1	X	X	X	X	PREV	RESET	PREV
01H	D2=1	1	1	1	X	X	PREV	PREV	RESET
0FH	D2=1	1	1	1	X	X	PREV	PREV	RESET
02H	D7=1	1	1	1	0	1	PREV	SET	PREV
02H	D7=0	1	1	1	0	1	PREV	RESET	PREV

Fig. 6

ENABLE & SELECT OUT LOGIC						
INPUTS				OUTPUTS		
LOW VCC (LVCC)	LOCK OUT (LOUT)	DEV SEL (DSEL)	SLEEP (SLP)	INPUT ENABLE (IEN)	SEL OUT (SOUT)	DECODER ENABLE (DEN)
0	X	X	X	SEL IN	0	0
1	0	X	X	SEL IN	0	SEL IN
1	1	0	0	SEL IN	SEL IN	0
1	1	0	1	SEL IN	SEL IN	0
1	1	1	0	1	SEL IN	1
1	1	1	1	SEL IN	SEL IN	0

Fig. 7




Fig. 8A




Fig. 8B




Fig. 9




Fig. 10

INPUTS					INPUTS													
TAG BUS (HEX)	DATA BUS	LOCK OUT		DEV SEL	BAI	BLAL		PAL	CLRADD		CCR		WREG		WDR		OUT/IN	COMMENTS
		SLEEP	DECODER ENABLE			BAL	PAI		SAL	SREG	RCR	RDR	SAL	TRC				
xxH	xxxxxxx	0	x	x	0	0	0	0	0	0	0	1	0	0	0	0	0	LOW POWER
xxH	xxxxxxx	1	x	0	0	0	0	0	0	0	0	1	0	0	0	0	0	LOW POWER
xxH	xxxxxxx	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	DESELECT MODE
03H	e/dxxxxxxx	x	x	x	1	0	0	0	1	0	0	0	0	0	0	0	1	LOAD PACKET ADDR.
04H	x0000000	x	x	x	1	0	0	0	0	1	0	0	0	0	0	0	1	LOAD SECTOR ADDR.
05H	x0000000	x	x	x	1	0	0	1	0	0	0	0	0	0	0	0	1	LOAD BLOCK ADDR.
07H	xxxxxxx	x	x	x	1	0	0	0	1	0	0	0	0	0	0	0	1	INCR. PACKET ADDR.
09H	e/dxxxxxxx	x	x	x	1	0	1	0	0	0	0	0	0	0	0	0	1	LOAD BYTE ADDR. SET INCR ON/OFF
0AH	00000000	x	x	x	1	?	0	0	0	0	1	0	0	0	0	1	0	LOAD PGM DATA REGISTERS
0BH	xxTTTT	x	x	x	1	0	0	0	0	0	1	0	0	0	0	0	1	SELECT CONTROL REG
0CH	00000000	x	x	x	1	0	0	0	0	0	1	0	0	0	1	0	0	LOAD DATA TO REG
0DH	xxxxxxx	x	x	x	1	0	0	0	0	0	0	0	0	0	0	0	1	INCREMENT BYTE REG.
0EH	xxxxxxx	x	x	x	1	0	0	0	0	0	0	0	0	0	0	1	0	LATCH SA DATA
0FH	xx001000	x	x	x	1	0	0	0	0	0	1	0	0	0	0	0	1	CLEAR CONTROL REG.
---	xx010000	x	x	x	1	0	0	0	0	0	0	0	0	0	0	0	1	CLEAR ADDR. REG.
19H	zzzzzzzz	x	x	x	1	?	0	0	0	0	1	0	0	0	1	0	1	READ DATA
1AH	zzzzzzzz	x	x	x	1	0	0	0	0	0	1	0	0	1	0	0	1	READ CONTROL REG.

Fig. 11

REGISTER 00H		ID CODE					
[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

Fig. 12A

REGISTER 01H		BLOCK ADDRESS					
	A ₂₂	A ₂₁	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A ₁₆
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

Fig. 12B

REGISTER 02H		SECTOR ADDRESS REGISTER					
	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

Fig. 12C

REGISTER 03H		PACKET ADDRESS REGISTER								
	PACKET INCREMENT ENABLE/DISABLE					A _X	A ₈	A ₇	A ₆	A ₅
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

REGISTER 04H		BYTE ADDRESS REGISTER							
BYTE INCREMENT ENABLE/ DISABLE									
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

REGISTER 05H		CONTROL A							
					REF VOLTAGE GENERATOR ENABLE				
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

REGISTER 06H									
CONTROL B									
WORD LINE TRIM [7]	WORD LINE TRIM [6]	WORD LINE TRIM [5]	WORD LINE TRIM [4]	WORD LINE TRIM [3]	WORD LINE TRIM [2]	WORD LINE TRIM [1]	WORD LINE TRIM [0]		
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

Fig. 12G

REGISTER 07H									
CONTROL C									
ENABLE LOW CURRENT PUMP	CONNECT PROGRAM VOLTAGE TO BIT LINE (PGM)	ENABLE WORD LINE SWITCH							
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

Fig. 12H

REGISTER 08H									
CONTROL D									
ENABLE S.A. REFERENCE GENERATOR	BIT LINE TRIM (READ) [1]	BIT LINE TRIM (READ) [0]		SENSE MARGIN TRIM (READ) [3]	SENSE MARGIN TRIM (READ) [2]	SENSE MARGIN TRIM (READ) [1]	SENSE MARGIN TRIM (READ) [0]		
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

Fig. 12I

REGISTER 09H						
CONTROL E						
		SELECT ALL WORD LINES	DESELECT ALL WORD LINES	SELECT ALL MAIN BLOCKS	SELECT ALL ERASE BLOCKS	DESELECT ALL MAIN LINES
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
						BIT 0

Fig. 12J

REGISTER 0AH						
CONTROL F						
CONNECT DL BUS TO DZ BUS					DISCHARGE BIT LINES	FLOAT BIT LINES
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
						BIT 0

Fig. 12K

REGISTER 0BH						
CONTROL G						
	BYPASS PROGRAM LATCHES	ENABLE SENSE CIRCUITS				
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
						BIT 0

Fig. 12L

REGISTER 0CH		CONTROL H				
		BIT LINE TRIM PROGRAM [2]	BIT LINE TRIM PROGRAM [1]	BIT LINE TRIM PROGRAM [0]	ENABLE BL SWITCH	ENABLE HIGH CURRENT PUMP
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1
						BIT 0

Fig. 12M

REGISTER 0DH		CONTROL I				
		ENABLE NEGATIVE PUMPS	SOURCE LINE TRIM (ERASE) [2]	SOURCE LINE TRIM (ERASE) [1]	SOURCE LINE TRIM (ERASE) [0]	ENABLE SOURCE SWITCH CIRCUIT
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	WORD LINE SUPPLY
						BIT 1
						BIT 0

Fig. 12N




Fig.13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig.18A




Fig. 18B




Fig. 19




Fig. 20A




Fig. 20B




Fig. 21




Fig. 22




Fig. 23




Fig. 24A




Fig. 24B




Fig.25




Fig. 26